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Metallization of Schottky surface gates by sputtering Au on strained Si/SiGe heterojunctions
enables the depletion of the two dimensional electron gas (2DEG) at a relatively small voltage while
maintaining an extremely low level of leakage current. A fabrication process has been developed
to enable the formation of sub-micron Au electrodes sputtered onto Si/SiGe without the need of a
wetting layer.
Significant effort has been directed toward the devel-
opment of electrostatically defined quantum dots as po-
tential elements for quantum computation information.
While a high level of control and sophistication has been
achieved in current GaAs/AlGaAs based structures,[1]
silicon based heterostructures are expected to have the
distinct advantage of possessing extremely long electron
phase coherence lifetimes,[2, 3] which can be attributed
to the small spin-orbit interaction and the low natural
abundance of isotopes with nuclear spin.
Means of control in lateral quantum dot devices is of-
ten exercised through the use of Schottky barrier top
gates in which metal electrodes patterned on the semi-
conductor surface capacitively couple to the 2DEG. By
applying a bias on the gates one can selectively deplete
the charge carriers in the 2DEG directly below, and in
the vicinity of, the gates, thereby controlling current
flow. Over the last several years attempts were made
to create mesoscopic devices on strained Si/SiGe het-
erostructures by directly mimicking the existing geome-
tries and fabrication processes that have been employed
on GaAs/AlGaAs based heterostructures. The success
was often limited due to the high level of leakage cur-
rent and/or the incomplete depletion of the 2DEG by
Schottky gates on strained Si/SiGe. Several innovative
approaches have recently been introduced as means of
circumventing these obstacles.[4, 5, 6] These methods pri-
marily focus on the formation of side gates through vari-
ous etching techniques. Unfortunately, in order to reach a
comparable level of stability, control, and effectiveness of
confinement achieved in GaAs based structures, devices
using multiple surface gates will most likely be required.
Towards this end, both Berer et al.[7] and Slinker et al.[8]
have used evaporated Pd on strained Si/SiGe as Schottky
gates with positive results. Despite this encouraging de-
velopment, it is recognized that further improvement of
the effectiveness of the Schottky gates is needed to gain
control in the few-electron regime.
In this paper, we demonstrate that significant improve-
ments to Schottky gates on Si/SiGe can be made by the
proper choice of gate metal and a simple change in the
mechanism of gate metal deposition. In particular, we
found that the Schottky gates formed by sputtering Au
on strained Si/SiGe heterojunctions enables the deple-
tion of the two dimensional electron gas (2DEG) at a
relatively small voltage while maintaining an extremely
low level of leakage current.
The devices used for our experiment were fabri-
cated on modulation doped Si/SiGe heterostructures,
which are commonly used for the fabrication of lateral
quantum dots. These samples have a peak mobility
of about 105cm2/V − sec at a density of 3x1011/cm2,
and are grown by MBE with a layer by layer composi-
tion as follows: Si(5nm)/SiGe0.25(35nm)/δ-dopedSb =
2x1012cm−2/SiGe0.25(22.5nm)/Si(15nm)/SiGe0.25(1µm)/
SiGe0.20−0.25(0.9µm)/SiGe0.108−0.20(1.5µm)/
SiGe0.018−0.108(1.5µm)/Si(100nm)/ p-Si(100) substrate.
To test the effectiveness of various Schottky gates, a
large square gate (150µm× 150µm) was defined by UV
lithography atop a chemically etched mesa. Ohmic con-
tacts to the 2DEG were formed by phosphors ion im-
plantation. Pd, Cr and Au films were deposited as gate
metals by evaporation. The coupling strength between
the gate and 2DEG (i.e. depletion voltage) as well as
leakage between the gate and 2DEG were both measured
as a function of applied voltage (Fig 1). The results of
the leakage current from the evaporated gates are in line
with the known Schottky barrier values. For Pd the on-
set of measurable leakage began at a larger value of ap-
plied bias, in accordance with the larger Schottky bar-
rier it forms with n-type silicon. However, in terms of
effectiveness of gate-coupling, Pd required a correspond-
ingly larger value of bias to fully deplete the 2DEG. The
strongest coupling between gate and 2DEG was found
with Au, which required only a very small voltage for
the complete depletion of the 2DEG, but had unaccept-
ably high levels of leakage current.
The Schottky-Mott theory predicts that the Schottky
barrier height, ΦB, will depend linearly on the metal
work function ΦB = (Φm − χs), where Φm is the work
function of the metal and χs is the electron affinity of
the semiconductor. This relation does not always hold in
2FIG. 1: a) Conductance measured as a function of applied gate voltage for four different gate compositions. b) Leakage current
per square micron of gate electrode measured as a function of applied voltage for the same four samples. Gates of sputtered
Au demonstrate levels of leakage several orders of magnitude lower, on average, and possess strong coupling to the 2DEG.
practice. When a metal and a semiconductor are joined
together, ΦB will depend sensitively not only on the iden-
tity of the materials, but also on the details of the inter-
face structure that results. In covalently bonded semicon-
ductors, such as silicon, surface gates may be unable to
effectively modulate the density of the underlying 2DEG
due to localized surface charges. The large values of ap-
plied voltage necessary to cause depletion with Pd and
Cr gates are indicative of correspondingly large surface
charge densities.
The choice of gate metal will influence the relative
magnitude of ΦB, and a larger ΦB dictates a lower level
of leakage current from the metal to the semiconductor
at a particular bias. But even though Pd, for example,
has a relatively large ΦB, a large voltage is also required
to achieve depletion. Higher operating biases lead to in-
creased levels of leakage current, which in turn compro-
mise the surface gate characteristics.
We also deposited gold by sputtering instead of evap-
oration. Gates with a sputtered layer of gold always
demonstrated dramatically less leakage current as com-
pared to the evaporated gates, while maintaining excel-
lent coupling to the 2DEG (Fig 1). The kinetic energy of
evaporated atoms corresponds to the temperature of the
evaporating surface, and is therefore typically around 0.1
- 0.3 ev. The energy of sputtered atoms is roughly 100
times greater (for Au: ∼ 8-16 ev).[9, 10, 11] According
to the software program “Stopping and Range of Ions
in Matter” (SRIM), sputtered gold atoms may penetrate
into silicon to a depth of around 1 nm, while evaporated
atoms will not penetrate at all. The ability of sputtered
gold atoms to penetrate the silicon cap will promote an
interdiffusion of gold and silicon, possibly triggering the
formation of gold silicide compounds.[12, 13] We specu-
late that, much akin to platinum silicide,[14] gold silicide
may form a larger, more stable Schottky barrier with n-
type silicon when compared to bare gold.
Unfortunately, thin films of Au will not customarily
adhere well to silicon due to the SiO2 that forms on the
surface, causing serious problems during the liftoff phase
of the fabrication procedure. By removing the native ox-
ide layer with a buffered oxide etch (NH3F:HF, 6:1), we
found it possible to attain sufficient adhesion enabling us
to repeatedly and reproducibly form devices out of evap-
orated and sputtered Au without any liftoff problems.
FIG. 2: Fabrication Steps. a) The substrate is spin-coated
with 495 PMMA. b) Electron beam lithography is used to de-
fine the device pattern. c) PMMA exposed during the Ebeam
writing process is removed after developing. The sample is
then placed in a BOE solution for 15 seconds to remove SiO2
layer. d) A thin layer of gold is sputtered onto the surface.
To allow for liftoff, the sputtered layer must be kept to a min-
imum thickness. e) A thicker layer of gold is evaporated on
top of the sputtered gold layer. f) Liftoff in hot acetone leaves
an intact device with excellent leakage properties.
Unlike the deposition of metal by evaporation, during
3the sputtering process metal is not deposited from one di-
rection (Fig 2d). As Argon ions bombard the sputtering
target, gold atoms are deposited from many different di-
rections. The result is that sputtering may generate com-
plete coverage of the developed lithography pattern, mak-
ing liftoff extremely difficult, if not impossible. This is
especially problematic for thinner resists and finer litho-
graphic structures, namely for electron beam lithography
using PMMA resist. Since the majority of nanoscale de-
vices necessitate the use of electron beam lithography, a
fabrication technique was required that would facilitate
metallization by sputtering.
We found that if the sputtered layer is thin enough (.
15 nm) it can still be lifted off cleanly. The final devices
were produced by using a BOE to remove the SiO2 im-
mediately prior to metallization. We then sputter a thin
layer (12 nm) of gold onto the surface. After sputtering,
a thicker layer of gold (35 nm) is deposited by electron
beam evaporation to reinforce the structural integrity of
the device. Lift off was then performed in heated acetone
(55 C) for approximately 2 hours (Fig 2).
FIG. 3: Current through a split gate, fabricated with a sput-
tered layer of gold, as a function of applied voltage. Stepwise
depopulation of edge channels as evinced through decreasing
steps in current, as well as a pinch off voltage around -1.0 V
indicate excellent gate characteristics. Inset: SEM picture of
the split gate structure.
Complete pinch off of the current through split gate
structures in devices formed by this fabrication tech-
nique (Fig 3 inset) was observed to occur at biases in
accordance with Fig 1a, indicating a strong coupling be-
tween the gate electrodes and the 2DEG. The emergence
of more pronounced steps in the depletion curves, demon-
strating the stepwise depopulation of available edge chan-
nels, is evidence of sharp electrostatic confinement be-
neath the gates. Both the lower operating bias neces-
sary to achieve depletion, and the enormous reduction of
leakage current lead to a more stable electrostatic envi-
ronment, which will be necessary for developing the next
generation of SiGe based devices.
By using Schottky surface gates formed with sputtered
Au, we demonstrated that it is possible to dramatically
reduce the leakage current in strained Si/SiGe while si-
multaneously improving the coupling strength between
the gates and 2DEG. The advantages of sputtering, as op-
posed to thermal or electron beam evaporation, are likely
due to the interdiffusion of Au and Si leading to the for-
mation of gold-silicide compounds. A nano-fabrication
process is developed specifically to enable the fabrica-
tion of Au sputtered sub-micron gates. A split gate de-
vice using this technique demonstrates excellent electro-
static characteristics. Advancements in the effectiveness
of Schottky gates allows for the continued use of conven-
tional surface gate geometries, superseding the need for
more exotic gating techniques.
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